Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)
DOI: 10.1109/asic.1998.722821
|View full text |Cite
|
Sign up to set email alerts
|

Design of a slew rate controlled output buffer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 15 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…A capacitance feedback control was also proposed in which the slew rate was well controlled for various output load conditions. In that scheme, the slew rate has been made load independent but it doesn't take into account huge supply voltage variations [3] [4]. A digitally controlled methodology modulates the drivers channel width in the final stage of an output buffer.…”
Section: Introductionmentioning
confidence: 99%
“…A capacitance feedback control was also proposed in which the slew rate was well controlled for various output load conditions. In that scheme, the slew rate has been made load independent but it doesn't take into account huge supply voltage variations [3] [4]. A digitally controlled methodology modulates the drivers channel width in the final stage of an output buffer.…”
Section: Introductionmentioning
confidence: 99%
“…In [4] a capacitive feedback mechanism ( fig. 3) was introduced to match the output current to the load.…”
Section: Introductionmentioning
confidence: 99%