2023
DOI: 10.1016/j.vlsi.2023.102123
|View full text |Cite|
|
Sign up to set email alerts
|

Design of a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency, and high-speed

A Arul,
M Kathirvelu
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 18 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?