2017 IEEE International Symposium on Circuits and Systems (ISCAS) 2017
DOI: 10.1109/iscas.2017.8050431
|View full text |Cite
|
Sign up to set email alerts
|

Design of a digital IP for 3D-IC die-to-die clock synchronization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
references
References 11 publications
0
0
0
Order By: Relevance