2024
DOI: 10.1016/j.vlsi.2024.102154
|View full text |Cite
|
Sign up to set email alerts
|

Design of a 3-bit 2.2 ps step 357.5 ps range 0.247 μm2 0.85 μW 45 nm All-MOS delay element

Sherif M. Sharroush,
Yasser S. Abdalla
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 40 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?