“…The shunt capacitor helps to reduce the power losses of switching, unlike any other topology. Since the shunt capacitor at the output introduces delays at the rise time of turning ON and OFF of the transistor, this enables the soft switching [7,10]. This soft switching property makes sure that the voltage and current at the switching time never become nonzero simultaneously.…”
In this work, the designs of a single-stage and 2-stage 2.4 GHz power amplifier (PA) are presented. The proposed PAs have been designed to provide high gain and improved efficiency using harmonic suppression and optimized impedance matching techniques. There are two harmonic suppression circuits, each stage of the PA consists of 2 capacitors and 2 inductors, which will help to suppress the harmonic frequency for 2.4 GHz. These suppression circuits will help to enhance the overall efficiency of the PAs. Both the PAs are provided with a VCC supply of 4.2V . Input and output impedances are matched to 50 ohms. Simulation and experimental results are presented, where the simulated gain and power added efficiency (PAE) for single stage PA are 17.58dB and 53%, respectively. While the experimental gain and PAE are 16.7dB and 49.5%, respectively. On the other hand, for 2-stages PA, simulated gain comes out to be 34.6dB and PAE is 55%, while the experimental gain and PAE are 30.5dB and 53.1%, respectively. The final design is being fabricated on the Taconic printed circuit board (PCB) with a thickness of 0.79mm and dielectric constant value of 3.2 and its dimensions are 4.6cm × 3.4cm for single stage and 5.9cm × 3.6cm for 2-stages PA.Index Terms-2.4 GHz power amplifier, class-E power amplifier, power added efficiency (PAE), Internet-of-Things
“…The shunt capacitor helps to reduce the power losses of switching, unlike any other topology. Since the shunt capacitor at the output introduces delays at the rise time of turning ON and OFF of the transistor, this enables the soft switching [7,10]. This soft switching property makes sure that the voltage and current at the switching time never become nonzero simultaneously.…”
In this work, the designs of a single-stage and 2-stage 2.4 GHz power amplifier (PA) are presented. The proposed PAs have been designed to provide high gain and improved efficiency using harmonic suppression and optimized impedance matching techniques. There are two harmonic suppression circuits, each stage of the PA consists of 2 capacitors and 2 inductors, which will help to suppress the harmonic frequency for 2.4 GHz. These suppression circuits will help to enhance the overall efficiency of the PAs. Both the PAs are provided with a VCC supply of 4.2V . Input and output impedances are matched to 50 ohms. Simulation and experimental results are presented, where the simulated gain and power added efficiency (PAE) for single stage PA are 17.58dB and 53%, respectively. While the experimental gain and PAE are 16.7dB and 49.5%, respectively. On the other hand, for 2-stages PA, simulated gain comes out to be 34.6dB and PAE is 55%, while the experimental gain and PAE are 30.5dB and 53.1%, respectively. The final design is being fabricated on the Taconic printed circuit board (PCB) with a thickness of 0.79mm and dielectric constant value of 3.2 and its dimensions are 4.6cm × 3.4cm for single stage and 5.9cm × 3.6cm for 2-stages PA.Index Terms-2.4 GHz power amplifier, class-E power amplifier, power added efficiency (PAE), Internet-of-Things
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.