1982
DOI: 10.1109/tc.1982.1675879
|View full text |Cite
|
Sign up to set email alerts
|

Design for Testability—A Survey

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
37
0

Year Published

1986
1986
2017
2017

Publication Types

Select...
7
1
1

Relationship

0
9

Authors

Journals

citations
Cited by 253 publications
(37 citation statements)
references
References 57 publications
0
37
0
Order By: Relevance
“…The structured approach for testability was introduced to allow DFT engineers to follow a systematic or established process for improving the testability of a design [3]. A structured DFT technique can be easily incorporated and budgeted for as part of the design flow and can yield the desired results.…”
Section: Structured Approachmentioning
confidence: 99%
“…The structured approach for testability was introduced to allow DFT engineers to follow a systematic or established process for improving the testability of a design [3]. A structured DFT technique can be easily incorporated and budgeted for as part of the design flow and can yield the desired results.…”
Section: Structured Approachmentioning
confidence: 99%
“…The next problem is deriving techniques for testability design. A comprehensive survey of these techniques is given in [GRAS80] and [WILL82]. Most of them are of an ad hoc nature, presented either as general guidelines, or hard and fast rules.…”
Section: Testingmentioning
confidence: 99%
“…To accelerate test generation, improve fault coverage and reduce test application time (TAT), the circuit is modified. The circuit modification process during the design phase is called Design For Testability (DFT) [2], [3]. Many ad hoc and algorithmic DFT techniques have been proposed.…”
mentioning
confidence: 99%