Design flow and techniques for fault-tolerant ASIC

Stamenković, Zoran; Petrović, Vladimir; Schoof, Gunter

doi:10.1109/ipfa.2013.6599133

Cited by 6 publications

(3 citation statements)

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed SEL protection switch is shown in Figure 1. It is an improved version of the switch presented in [23] and [24]. The main task of this circuit is to switch off the power supply in case of the excessive supply current.…”

Section: Latchup Protectionmentioning

confidence: 99%

Fault-tolerant ASIC: Design and implementation

2013

Self Cite

View full text Add to dashboard Cite

The paper presents fault-tolerant CMOS ASICs which are immune to the single event upsets (SEU), the single event transients (SET), and the single event latchup (SEL). Triple and double modular redundant (TMR and DMR) circuits and SEL protection switches (SPS) make the base for a modified fault-tolerant ASIC design flow. The proposed design flow requires the standard design automation tools and a few additional steps during logic synthesis and layout generation. An extra step is necessary to generate the redundant design net-list including voters. Other two extra steps (definition of the redundant power domains and placement of the SPS) have to be performed in the layout phase. The concept has been proven by design and implementation of the two digital circuits: shift-register and synchronous counter.

show abstract

Section: Latchup Protectionmentioning

confidence: 99%

Fault-tolerant ASIC: Design and implementation

2013

Self Cite

View full text Add to dashboard Cite

show abstract

“…Instead of using the external current sensors and expensive technological modifications, we have introduced a single event latchup protection switch (SPS) which can be integrated with the standard cells and control their supply current [9]. The proposed SEL protection switch is shown in Figure 1.…”

Section: Introductionmentioning

confidence: 99%

“…It must provide enough current during normal operation (as a driver) and survive a potential latchup (as a sensor). The size and position of transistors make the protection switch latchup-free [9].…”

Section: Introductionmentioning

confidence: 99%