2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation 2010
DOI: 10.1109/icsamos.2010.5642091
|View full text |Cite
|
Sign up to set email alerts
|

Design environment for the support of configurable Network Interfaces in NoC-based platforms

Abstract: IP-based platforms with Network on Chip (NoC)are one solution to support complex telecommunication applications. In this context, NoC architectures targeting high throughput applications tend to have configurable Network Interfaces (NI) and routers for reuse and performance purposes and aims at providing advanced communication and computation services. Unfortunately, these Network Interfaces are increasingly complex to parameterize and to program, while the deployment tools taking into account the low level ar… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2016
2016
2017
2017

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 26 publications
0
2
0
Order By: Relevance
“…The router can support several topologies [2], [3], [4], [24], [27], [28], [29], [30] such as Ring, Octagon, Spidergon, 2D mesh plus a family of customized topologies that can be derived from them. Each topology has some advantages and disadvantages, briefly reviewed hereafter.…”
Section: Topology and Routing Strategymentioning
confidence: 99%
See 1 more Smart Citation
“…The router can support several topologies [2], [3], [4], [24], [27], [28], [29], [30] such as Ring, Octagon, Spidergon, 2D mesh plus a family of customized topologies that can be derived from them. Each topology has some advantages and disadvantages, briefly reviewed hereafter.…”
Section: Topology and Routing Strategymentioning
confidence: 99%
“…The rationale of this choice is to streamline the generation of those design aspects that are repeatable, structured and prone to errors, while retaining the full advantages of manually coding RTL blocks, like the ability of achieving timing closure with extremely tight constraints. Using the terminology of the new IP-XACT standard [23], [24], i.e. the XML format used to package reusable IP cores, the subject of this work should be referred to as a 'code generator', i.e.…”
Section: Introductionmentioning
confidence: 99%