2011 Academic International Symposium on Optoelectronics and Microelectronics Technology 2011
DOI: 10.1109/aismot.2011.6159384
|View full text |Cite
|
Sign up to set email alerts
|

Design EG-LDPC codes for soft error mitigation in memory

Abstract: As the feature sizes of integrated circuits decreasing, single event transient (SET) in combinational circuits can not been ignored any longer. In this paper, a novel fault-secure scheme for memory has been proposed by studying the structural features of Euclidean Geometry-Low Density Parity Check (EG-LDPC) codes. The proposed fault-secure scheme can tolerate transient faults both in the storage cell and in the encoder and decoder, using the parallel majority decoding and the feedback loop structure. In order … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 4 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?