Design And Verification Of Autoconfigurable UART Controller

Harutyunyan, Stepan; Kaplanyan, Taron; Kirakosyan, Artak; Momjyan, Arsen

doi:10.1109/elnano50318.2020.9088789

Cited by 14 publications

(2 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In Ref. [10] put forward a new design of UART interface, which can automatically detect the baud rate and adjust the configuration, through a command interface, it also archives the purpose of observing the remaining configurations of the device. In Ref.…”

Section: Uart Overviewmentioning

confidence: 99%

Verilog implementation of configurable UART module

Liu

Qiu

et al. 2023

Second International Conference on Statistics, Applied Mathematics, and Computing Science (CSAMCS 2022)

View full text Add to dashboard Cite

Universal Asynchronous Receiver Transmitter (UART) is widely used in the communication between main devices and peripheral devices with high reliability and simplicity. It can support serial data transmission by a single Tx line and Rx line with prescribed data length and baud rate. This paper proposes a configurable design of UART module based on Verilog HDL. This design features compatibility with multiple UART regulations. The information of configuration is stored in a register using serial transmission and read by other modules. The baud rate, data length, and validation of the verification bit are configurable to fit various UART standards. The functions and simulation results are explained, and the simulation implemented on Modelsim supports the proposal.

show abstract

Section: Uart Overviewmentioning

confidence: 99%

Verilog implementation of configurable UART module

Liu

Qiu

et al. 2023

Second International Conference on Statistics, Applied Mathematics, and Computing Science (CSAMCS 2022)

View full text Add to dashboard Cite

show abstract

“…UART (Universal Asynchronous Receiver/Transmitter) protocol, as the earliest application of the general computer communication protocol, realizes reliable asynchronous full-duplex communication between two devices through three signal lines TX, RX, and GND [2]. It is a preferable protocol choice when bandwidth, cost, and speed requirements are relatively low, along with certain requirements for transmission distance.…”

Section: Introductionmentioning

confidence: 99%

Bidirectional Multi-Device Daisy Chain Communication Architecture and Verification Based on UART Serial Communication Protocol

Sun

2024

HSET

View full text Add to dashboard Cite

This paper proposes an innovative bidirectional multi-device daisy chain communication framework grounded in the Universal Asynchronous Receiver-Transmitter (UART) serial communication protocol. This intricate architecture employs four distinct physical Input/Output (IO) interfaces to facilitate dynamic serial communication amongst multiple devices. These devices can be conjoined in a sequential daisy chain or in a closed-loop ring configuration. To further enhance the functionality, our system incorporates a unique mechanism that leverages randomized device codes for rapid address allocation. This not only facilitates directional communication but also supports broad-spectrum broadcast transmissions. An exhaustive simulation of the said protocol was carried out utilizing Proteus software in tandem with a Microcontroller Unit (MCU) model. Critical parameters such as communication response delay, the cumulative failure rate of transmissions, and the isolated failure rate of individual data packets between nodes were meticulously evaluated. Preliminary findings underscore the protocol's potential in fostering cost-effective and dependable communication amongst a plethora of devices. The practicality and versatility of this system manifest prominently in arenas like cluster robot command, robotic automation, and holistic environmental monitoring.

show abstract