2016 IEEE-NPSS Real Time Conference (RT) 2016
DOI: 10.1109/rtc.2016.7543121
|View full text |Cite
|
Sign up to set email alerts
|

Design and test of a GBTx based board for the upgrade of the ALICE TOF readout electronics

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(11 citation statements)
references
References 3 publications
0
11
0
Order By: Relevance
“…The RPC detectors have shown stable operation and an efficiency greater than 98% from the beginning of Run 1 up to now [18]. During the LHC Run 3 (2021 onwards), ALICE will take data in Pb-Pb collisions at an instantaneous luminosity ∼ 6 times higher than in Run 2, thanks to a major upgrade of both the LHC injectors and the experiment [19]. In view of the harsher running conditions, a new amplified FEE, called FEERIC [20], has been developed.…”
Section: Jinst 14 P11014mentioning
confidence: 99%
“…The RPC detectors have shown stable operation and an efficiency greater than 98% from the beginning of Run 1 up to now [18]. During the LHC Run 3 (2021 onwards), ALICE will take data in Pb-Pb collisions at an instantaneous luminosity ∼ 6 times higher than in Run 2, thanks to a major upgrade of both the LHC injectors and the experiment [19]. In view of the harsher running conditions, a new amplified FEE, called FEERIC [20], has been developed.…”
Section: Jinst 14 P11014mentioning
confidence: 99%
“…This FPGA was chosen due to its inherently single event effects tolerant configuration cells. In addition, the Smartfusion2 has been proven to be reliable in several high energy physics applications as discussed in [12][13][14][15].…”
Section: The Front-end Cardmentioning
confidence: 99%
“…Firstly, using a CERN-made board [7] mounting a GBTx ASIC, we have been physically able to interface with the Pixel_ROD through an optical fiber at a speed of 4.8 GB/s, by emulating a real front-end data acquisition chain using a GBT chip-set.…”
Section: Testsmentioning
confidence: 99%