2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE) 2024
DOI: 10.1109/iitcee59897.2024.10468012
|View full text |Cite
|
Sign up to set email alerts
|

Design and Optimization of a Low-Power Comparator for a 10-Bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for General-Purpose Applications

Tejas M P,
Venkateshappa
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 4 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?