2021
DOI: 10.3390/electronics10161893
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of RF Front-End Module Based on 3D Heterogenous-Integrated Wafer-Level Packaging

Abstract: In this paper, a three-dimensional heterogenous-integrated (3DHI) wafer-level packaging (WLP) process is proposed, and a radio frequency (RF) front-end module with two independent ultra-high frequency (UHF) receiving channels are designed and implemented, which covers 400 MHz–600 MHz and 2050 MHz–2200 MHz respectively for unmanned aerial vehicle (UAV) applications. The module is formed by wafer-to-wafer (W2W) bonding of two high-resistivity silicon (HR-Si) interposers with embedded bare dies and through silico… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
1
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
2

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 22 publications
0
1
0
Order By: Relevance
“…When the front-side processing of the interposer wafers is completed, temporary adhesive bonding is used to affix a support wafer. In the following fabrication steps, the same procedure is used to treat the opposite surface [22].…”
Section: Bottom Interposer Wafermentioning
confidence: 99%
“…When the front-side processing of the interposer wafers is completed, temporary adhesive bonding is used to affix a support wafer. In the following fabrication steps, the same procedure is used to treat the opposite surface [22].…”
Section: Bottom Interposer Wafermentioning
confidence: 99%
“…However, these designs still employ a two-dimensional (2D) multichip module (MCM) package, the minimum sizes of which are limited by the sizes of the applied chips. To address this issue, an increasing number of researchers are employing three-dimensional (3D) packaging to achieve high integration of frequency-conversion modules and T/R modules [21][22][23][24][25][26], aiming to break the chip size limit with chip stacking in the third dimension.…”
Section: Introductionmentioning
confidence: 99%