2013
DOI: 10.1007/s11265-013-0791-x
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…Various types of architectures have been proposed in the literature for PB multiplication, such as bit‐serial , bit‐parallel , digit‐serial , systolic , semi‐systolic , sequential , and pipelined . Each type of architecture has its advantages and shortcomings.…”
Section: Introductionmentioning
confidence: 99%
“…Various types of architectures have been proposed in the literature for PB multiplication, such as bit‐serial , bit‐parallel , digit‐serial , systolic , semi‐systolic , sequential , and pipelined . Each type of architecture has its advantages and shortcomings.…”
Section: Introductionmentioning
confidence: 99%