Design and implementation of a NoC router supporting multicast

Abstract

Abstract:Multicast communication has increasingly become common and indispensable for Network-on-Chip (NoC). Router is the key unit of NoC, but few of its implementations provide multicast communication directly. In this letter, we design a tree-based multicast router using differentiated subnetwork. Also, we propose a new deadlockfree routing algorithm to overcome the complex deadlock problem on NoC when it involves multicast communication. In addition, a verification platform on RTL-level is established and synthesized for a Xilinx XC5VLX110T chip. The synthesis reports show that, the multicast router consumes 21.45% less of the chip's storage resources and 3.82% less of the logic resources when in comparison to the result of unicast router that has the same configuration parameters. The maximum operating frequency is up to 158.203 MHz.

Filter router: An enhanced router design for efficient stacked shared cache network

“…To verify the hardware overhead of proposed router, we implement the router through verilog modeling, timing analysis (ModelSim10.4), synthesis and layout (Synopsys IC Compiler). We enhance the proposed router based on the conventional router models [11,19].…”

HyDMA: low-latency inter-core DMA based on a hybrid packet-circuit switching network-on-chip

“…Zheng et al [2] design a wormhole switched router with a deadlock-free routing algorithm to support tree-based multicast communication. Kumar et al [3] use Express Virtual Channels (EVCs) to allow packets to skip at most three intermediate routers in one dimension.…”