Design and fabrication of low-power 1-Gb/s OEIC receivers

Chang, Wei-Heng; Airola, Darwin D.; Feng, Milton

doi:10.1117/12.229265

Cited by 1 publication

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The Cgs value is also important in the multiple-stage amplifiers where it is the output loading capacitor of the previous stage; reduction of this value is extremely important when the dominant pole of the previous stage is at its output node. By using optimum circuit topologies and biasing of the transistors at its optimum conditions, low-power, high-performance OEIC receivers can be realized [13].…”

Section: Transistor Bias Optimizationmentioning

confidence: 99%

<title>64-Gbit/s GaAs integrated DANE receiver/laser driver</title>

Chang

Heins

et al. 1997

SPIE Proceedings

Self Cite

View full text Add to dashboard Cite

Optical interconnects provide wide bandwidth, low loss, and high fanout as compared to those for traditional electrical interconnects. In the past years many high performance optoelectronic circuits have been demonstrated. However, most of them require complicated process and exotic devices. To make optical interconnects in real system and commercial use, circuits utilizing manufacturable, robust, and low-cost technology have to be realized. Ion implanted GaAs MESFETs provide great promise due to their simplicity in manufacturing and their high speed performance. The optical characteristics of GaAs materials also make this technology favorable in realizing low-cost, high-performance OEICs (Opto-Electronic Integrated Circuits).Based on the experience obtained in the successful implementation of the 10 GHz receivers [1] and motivated by the increasing demand for highly parallel optical interconnects, high-performance two-dimensional 4x4 and 8x8 smart-pixel arrays capable of detect, amplify, negate, and emit ( DANE) optical signals utilizing Vitesse's HGaAs-III 0.6 im E/D MESFET process have been developed. The main design goals are aggregated data rates of 16 and 64 Gb/s (at 1 Gb/s/channel for 4x4 and 8x8 arrays), power consumption of less than 100 mW/channel, and sensitivity of better than -20 dBm. To make the data transmission transparent, fully dc-coupled circuits are designed. Obstacles in array implementation are also overcame, by the novel design of the fully differential optical receivers. Approximately 5,000 and 20,000 active devices are integrated in the 4x4 and 8x8 arrays, respectively. The simulated results of the complete circuits show that the design goals of low power, high speed, high density, high sensitivity, high process and power supply tolerance are met.

show abstract

Section: Transistor Bias Optimizationmentioning

confidence: 99%