2012 IEEE 11th International Conference on Cybernetic Intelligent Systems (CIS) 2012
DOI: 10.1109/cis.2013.6782156
|View full text |Cite
|
Sign up to set email alerts
|

Design and construction of a balanced ternary ALU with potential future cybernetic intelligent systems applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(4 citation statements)
references
References 17 publications
0
4
0
Order By: Relevance
“…Ternary chips are expected to play a significant role in deep learning and artificial intelligence in the future, as they offer faster model training due to their three Boolean types [9]. Also, humans will need to develop semiconductors with three states that are suitable for balanced ternary chips, which will greatly improve the efficiency of existing ternary chip designs [10].…”
Section: Challenges and Future Development Directionsmentioning
confidence: 99%
“…Ternary chips are expected to play a significant role in deep learning and artificial intelligence in the future, as they offer faster model training due to their three Boolean types [9]. Also, humans will need to develop semiconductors with three states that are suitable for balanced ternary chips, which will greatly improve the efficiency of existing ternary chip designs [10].…”
Section: Challenges and Future Development Directionsmentioning
confidence: 99%
“…Better visualization of TALU operations are reflected through DPDTs and LEDs. These circuits are energy efficient compared to CMOS circuits [10]. It finds application in cybernetic systems, in representing individual states of the system.…”
Section: Ternary Logic Circuitsmentioning
confidence: 99%
“…In VLSI, 30-40% of the chip area is consumed by interconnects and 60-70% of latency because of path delay is due to interconnects [10,17]. Higher number of interconnects leads to more chip area and performance degradation.…”
Section: Introductionmentioning
confidence: 99%
“…When designing multiple computer architectures, this advantage was considered [6][7][8][9][10][11][12][13]. The digits −1, 0, and 1 can be called trits.…”
Section: Introductionmentioning
confidence: 99%