Proceedings of the 45th Annual Design Automation Conference 2008
DOI: 10.1145/1391469.1391642
|View full text |Cite
|
Sign up to set email alerts
|

Design and CAD for 3D integrated circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
6
0

Year Published

2010
2010
2015
2015

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 17 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…However, none of these works present a general model to encapsulate the global physical architecture to enable design space exploration. In [11] the authors stipulated that the performance advantage of 3-D over 2-D ICs would shrink as feature size decreased below 65 nm, however recent work [12] analyzing the performance of a 16-core stacked IC and our own study has shown that in fact the advantage of 3-D ICs grows in lower technology nodes. An outlook of processor power and cooling strategies for 2-D and 3-D ICs as feature size scales is given in [13].…”
Section: Related Workmentioning
confidence: 98%
“…However, none of these works present a general model to encapsulate the global physical architecture to enable design space exploration. In [11] the authors stipulated that the performance advantage of 3-D over 2-D ICs would shrink as feature size decreased below 65 nm, however recent work [12] analyzing the performance of a 16-core stacked IC and our own study has shown that in fact the advantage of 3-D ICs grows in lower technology nodes. An outlook of processor power and cooling strategies for 2-D and 3-D ICs as feature size scales is given in [13].…”
Section: Related Workmentioning
confidence: 98%
“…Three-dimensional integrated circuits (3DICs) provide enhanced performance and device density gains [1] beyond that available from technology scaling alone. The 3DIC architecture is one of the potential circuit architectures that overcomes some of the challenges of interconnect scaling by exploiting the vertical dimension [2].…”
Section: Introductionmentioning
confidence: 99%
“…In the context of GPPs, interface between the L2 cache and main memory is architected using 3D interconnect technology, and performance is compared to a 2D design for memoryintensive applications [6][7][8][9][10]. In the context of FPGAs, a number of recent studies have shown that 3D FPGAs have better performance than existing 2D designs [11][12][13].…”
Section: Introductionmentioning
confidence: 99%