2005
DOI: 10.4218/etrij.05.0905.0033
|View full text |Cite
|
Sign up to set email alerts
|

Design and Architecture of Low-Latency High-Speed Turbo Decoders

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2007
2007
2021
2021

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…On the BCJR level, many researches in the literature have proposed methods to deploy parallel processing to speed up the computations of the algorithm's metrics. For example, methods are proposed in [18], [22]- [26] to compute the forward and backward metrics separately in parallel starting from both ends of the whole data block or from a sliding window. Fully-Parallel Turbo Decoding algorithms [27], [28] process the decoding in parallel fashion in terms of the computations of the BCJR parameters per individual bit.…”
Section: Deploying Parallel Decodingmentioning
confidence: 99%
“…On the BCJR level, many researches in the literature have proposed methods to deploy parallel processing to speed up the computations of the algorithm's metrics. For example, methods are proposed in [18], [22]- [26] to compute the forward and backward metrics separately in parallel starting from both ends of the whole data block or from a sliding window. Fully-Parallel Turbo Decoding algorithms [27], [28] process the decoding in parallel fashion in terms of the computations of the BCJR parameters per individual bit.…”
Section: Deploying Parallel Decodingmentioning
confidence: 99%