Design and Analysis of Wideband Rectenna for IoT Applications

Pandey, Rashmi; Shankhwar, Ashok Kumar; Singh, Ashutosh Kumar

doi:10.2139/ssrn.3769225

Cited by 3 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…When compared to a conventional ring counter, a synchronous counter requires half the number of flip-flops. Kumar et al [16] presented a design and analysis of fully static true single-phase-dual edge triggered-flip flop for internet of things applications. In terms of latency, power, figure of merit, and area, the presented flip-flop proved to be more power efficient than typical single and double-edge-triggered flip-flops.…”

Section: Introductionmentioning

confidence: 99%

Adiabatic technique based low power synchronous counter design

Sanadhya

Sharma

Alfilh

2023

IJECE

View full text Add to dashboard Cite

<p>The performance of integrated circuits is evaluated by their design architecture, which ensures high reliability and optimizes energy. The majority of the system-level architectures consist of sequential circuits. Counters are fundamental blocks in numerous very large-scale integration (VLSI) applications. The T-flip-flop is an important block in synchronous counters, and its high-power consumption impacts the overall effectiveness of the system. This paper calculates the power dissipation (PD), power delay product (PDP), and latency of the presented T flip-flop. To create a 2-bit synchronous counter based on the novel T flip-flops, a performance matrix such as PD, latency, and PDP is analyzed. The analysis is carried out at 100 and 10 MHz frequencies with varying temperatures and operating voltages. It is observed that the presented counter design has a lesser power requirement and PDP compared to the existing counter architectures. The proposed T-flip-flop design at the 45 nm technology node shows an improvement of 30%, 76%, and 85% in latency, PD, and PDP respectively to the 180 nm node at 10 MHz frequency. Similarly, the proposed counter at the 45 nm technology node shows 96% and 97% improvement in power dissipation, delay, and PDP respectively compared to the 180 nm at 10 MHz frequency.</p>

show abstract

Section: Introductionmentioning

confidence: 99%