Design and Analysis of FS-TSPC-DET Flip-Flop for IoT Applications

Prabhakar, V.; Naresh, K.; Krishna, Nitin; Hari, R. Sri

doi:10.17762/turcomat.v12i3.1340

TURCOMAT

2021

DOI: 10.17762/turcomat.v12i3.1340

|View full text |Cite

Design and Analysis of FS-TSPC-DET Flip-Flop for IoT Applications

V. Prabhakar¹,

K. Naresh²,

Nitin Krishna³

et al.

Abstract: The paper outlines the utmost importance of energy-efficient devices for IoT applications and recommends adual edge-triggeredTSPC flip-flop in fully-static mode at 45nm technology with low supply rail carried out in CMOS using MENTOR GRAPHICS tool.The proposed flip-flop proved to be energy efficient compared to traditional double and single edge-triggered flip-flops in terms of latency, power, the figure of merit and area for IoT applications. A comparison of two types of dual-edge triggered flip-flops are ana… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2022

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 10 publications

(12 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation

Mathiazhagan

Ananthamoorthy

Venkatesh

2022

Journal of Nanoelectronics and Optoelectronics

View full text Add to dashboard Cite

Power consumption in integrated circuits is one of the prominent aspects of the design methodologies that affect cost and efficiency. It holds a prominent role in the design and fabrication of Integrated Circuits (ICs). Power consumption in ICs increases largely due to clock diffusion techniques and Flip-Flops (FFs) since they consume a huge amount of power to carry out internal transitions. Various researchers have proposed different flip-flop circuit designs for reducing power consumption in clocking systems. When integrated circuits are operating at high frequency, the clock functions are usually managed using clocked transistors. The increased number of clocked transistors increases power consumption which is a major challenge. This research aims to minimize the power consumption in flip-flops by lowering the number of clock transistors. This paper presents the design of an enhanced Dual Edge Triggered Flip-Flop (2EdTFF) based on ultra-low-power robust pass-transistor logic (PTL) for power consumption reduction. The proposed PTL-based 2EdTFF is implemented and simulated. The results of the simulation analysis show that the transistor count and layout area are reduced for minimizing power consumption. The average power utilization of the proposed approach is 3.69 μW for a power activity of 50%, 25%, and 12.5%. The power utilization of the proposed approach is reduced by 12.6% compared to TGFF, 5.5%, and 6.6% compared to S-TCRFF and TCRFF. Comparative analysis shows that the proposed approach achieves better power reduction with better D-to-Q delay and Power-Delay-Product (PDP) performance.

show abstract

Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation

Mathiazhagan

Ananthamoorthy

Venkatesh

2022

Journal of Nanoelectronics and Optoelectronics

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Design and Analysis of FS-TSPC-DET Flip-Flop for IoT Applications

Cited by 1 publication

References 10 publications

Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation

Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation

Contact Info

Product

Resources

About