1981
DOI: 10.1109/tr.1981.5221059
|View full text |Cite
|
Sign up to set email alerts
|

Design & Evaluation Methodology For Built-In-Test

Abstract: This paper provides guidelines and procedures to optimize the ABIT BIT failure rate design of built-in-test (BIT) during the conceptual phase of system design. M maintenance man-hours per flight hour Optimization of the BIT design is achieved by properly specifying three Ma mean administrative delay time key design parameters: BIT effectiveness, mean corrective maintenance M ii mean corrective maintenance time time, and BIT reliability. These parameters together with the BIT design-MDt mean operational downtim… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

1988
1988
2020
2020

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…The possible problems in DFT are the increase of design complexity due to the electronic devices enclosed within it. Focusing on DFT, Lord and Gleason [6] provided DFT-related guidelines and procedures for optimizing the design of BIT during the conceptual phase of system design. Rhine [7] utilized a systematic approach to DFT.…”
Section: Introductionmentioning
confidence: 99%
“…The possible problems in DFT are the increase of design complexity due to the electronic devices enclosed within it. Focusing on DFT, Lord and Gleason [6] provided DFT-related guidelines and procedures for optimizing the design of BIT during the conceptual phase of system design. Rhine [7] utilized a systematic approach to DFT.…”
Section: Introductionmentioning
confidence: 99%