Deriving the behavioral properties from UML designs as LTL for model checking

Kaliappan, Prabhu Shankar; Kaliappan, Vishnu Kumar

doi:10.1109/spices.2015.7091419

Cited by 2 publications

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…These include the safety and liveness properties that comprise the following constraints [4] in the specification: no unreachable actions, deadlock freedom, livelock freedom, fault tolerance and resynchronization, termination, and responsiveness. A method to specify properties from the design specification is given in [23]. Besides this, to find the design errors, an initial verification is applied in SPIN for the transformed PROMELA to identify the detection of invalid end states (deadlock), assertion violations, channel assertions, and non-progress cycles and acceptance cycles.…”

Section: B Composition Verificaitonmentioning

confidence: 99%

An approach to verify component-based designs

Kaliappan

Koenig

Kaliappan³

2015

2015 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES)

Self Cite

View full text Add to dashboard Cite

Ensuring design correctness is an important task in the software development and in particular component-based protocol development. We developed a component-oriented design approach for the design of communication protocols and distributed systems. The approach aims at the reuse of components represented by Unified Modeling Language (UML) diagrams. In this paper we propose a verification approach to verify our component-based protocol designs by combing trace equivalence and model checking. Foremost, the internal and external component behaviors are verified independently regarding their formal correctness. Next, the correctness and consistency of compositions are verified. This is achieved by generating the component adaptation path as traces during the composition.The requirements, i.e., safety and liveness properties, are formulated using linear temporal logic formulae. We apply the SPIN tool as our model checking mechanism. For this, we present a method for automatically transforming the protocol design components into PROMELA.

show abstract

Section: B Composition Verificaitonmentioning

confidence: 99%