2022
DOI: 10.48550/arxiv.2205.09498
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Demonstration of fully integrated parity-time-symmetric electronics

Abstract: Harnessing parity-time (PT) symmetry with balanced gain and loss profiles has created a variety of opportunities in electronics from wireless energy transfer to telemetry sensing and topological defect engineering. However, existing implementations often employ ad-hoc approaches at low operating frequencies and are unable to accommodate large-scale integration. Here, we report a fully integrated realization of PT symmetry in a standard complementary metal-oxide semiconductor technology. Our work demonstrates s… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 13 publications
(30 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?