2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT) 2023
DOI: 10.1109/vlsi-tsa/vlsi-dat57221.2023.10134092
|View full text |Cite
|
Sign up to set email alerts
|

Demonstration of A 3D Chip by Logic-DRAM Stacked Using Paired TSV Interconnection through Interface for AI/Edge-Computing Application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 1 publication
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?