1984
DOI: 10.1145/357401.357403
|View full text |Cite
|
Sign up to set email alerts
|

Decoupled access/execute computer architectures

Abstract: An architecture for high-performance scalar computation is proposed and discussed. The main feature of the architecture is a high degree of decoupling between operand access and execution. This results in an implementation that has two separate instruction streams that communicate via architectural queues. Performance comparisons with a conventional scalar architecture are given, and these show that significant performance gains can be realized. Single-instruction-stream versions, both physical and conceptual,… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
94
0

Year Published

1991
1991
2009
2009

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 176 publications
(94 citation statements)
references
References 8 publications
0
94
0
Order By: Relevance
“…1 shows a CTM filter implementation in our prototype C++ framework. 3 The class method kernel closely resembles the filter's original kernel code, except that accesses to arrays have been replaced with uses of AEcute access descriptors ( §4.1).…”
Section: Motivating Example: the Closest-to-mean Image Filtermentioning
confidence: 99%
See 1 more Smart Citation
“…1 shows a CTM filter implementation in our prototype C++ framework. 3 The class method kernel closely resembles the filter's original kernel code, except that accesses to arrays have been replaced with uses of AEcute access descriptors ( §4.1).…”
Section: Motivating Example: the Closest-to-mean Image Filtermentioning
confidence: 99%
“…The separation is reminiscent of decoupled access/execute architectures [3], which run (conceptually or physically) separate access and execute instruction streams. Another point of reference is data-prefetching in virtual shared memory, a shared memory abstraction for computers with physically distributed memories [4].…”
Section: Introductionmentioning
confidence: 99%
“…In [16], the author discussed a decoupled Access/Execute architecture, with two computation units each of which contained its own instruction streams. Using a similar architecture, in [15], the authors presented a design approach for dual-pipeline customized processor.…”
Section: Related Workmentioning
confidence: 99%
“…The term "spatial modularity" was chosen because of a similarity to modular design principles for hardware [41]. The spatial modularity concept leads to two design principles, functional localization and global data encapsulation.…”
Section: Design-for-verifiabilitymentioning
confidence: 99%