Data Link Layer Processor for 100 Gbps Terahertz Wireless Communications in 28 nm CMOS Technology

Abstract

In this paper, we show our 165 Gbps data link layer processor for wireless communication in the terahertz band. The design utilizes interleaved Reed-Solomon codes with dedicated link adaptation, fragmentation, aggregation, and hybrid-automatic-repeat-request. The main advantage is the low-chip area required to fabricate the processor, which is at least two times lower than the area of low-density paritycheck decoders. Surprisingly, our solution loses only ∼1 dB gain when compared to high-speed low-density parity-check decoders. Moreover, with only 2.38 pJ/bit of energy consumption at 0.8 V, one of the best results in the class of comparable implementations has been achieved. Alongside, we show our vision of a complete 100 Gbps wireless transceiver, including radio frequency frontend and baseband processing. For the baseband realization, we propose a parallel sequence spread spectrum and channel combining at the baseband level. Challenges to high-speed wireless transmission at the terahertz band are addressed as well. To the authors' best knowledge, it is one of the first data link layer implementations that deal with a data rate of ≥ 100 Gbps. INDEX TERMS 100 Gbps wireless, terahertz communication, Reed-Solomon coding, data link layer. The associate editor coordinating the review of this manuscript and approving it for publication was Khursheed Aurangzeb. FIGURE 1. Discussed wireless radio-transceiver system. and baseband implementations. Fig. 1 depicts the architecture of the discussed wireless radio-transceiver. A. CHALLENGES TO HIGH-SPEED WIRELESS COMMUNICATIONS Ultra-high speed wireless systems require either very high bandwidth or very high bandwidth efficiency. In cellular architectures like LTE or 5G high bandwidth efficiency is in the focus. This is due to the limited bandwidth in the available radio bands. Increasing the bandwidth efficiency requires a corresponding increase in signal processing power

A Survey on Green 6G Network: Architecture and Technologies

“…Owing to such high frequencies, the reflections, cross-talks, and attenuation on the bonding wires lead to many problems in the design of RF-frontend and baseband such as gain reduction. [53] advocates shifting these problems to data link layer (DLL) and fabricates a DLL processor with low-chip area. Fig.…”

Real-Valued Spreading Sequences for PSSS Based High-Speed Wireless Systems

“…Thus, we do not see any prospect for reducing the receiver sensitivity due to the reduction in the number of multiplications. In a data link layer, forward error correction (FEC) is performed, and FEC usually implements thousands of transistors [34] to gain from the received softbits as much as possible. FEC tries to correct all bit errors at the cost of very high hardware utilization and power consumption.…”

Demonstration of THz frequency hopping in the 300 GHz band based on UTC-PD and tunable DFB laser array

“…2,3) Despite the challenges in developing mature THz wireless communication systems, significant global research breakthroughs have been made. [4][5][6][7] Besides high transmission speeds, the security performance of 6G is also highly anticipated. However, research on THz communication security is still insufficient, despite THz being characterized by narrow beamwidth and good directionality in space propagation.…”