2006
DOI: 10.1016/j.microrel.2005.05.006
|View full text |Cite
|
Sign up to set email alerts
|

Damped transient power clamps for improved ESD protection of CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2007
2007
2017
2017

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…Although simple in operation, the basic RC-triggered ESD protection circuit shown in Figure 3 is prone to oscillation due to employing only one timing element [6]. This can be explained as follows: once a fast rise on the supply node is detected, M BIGF ET is triggered.…”
Section: Review Of Rc-triggered Esd Protection Circuitsmentioning
confidence: 99%
“…Although simple in operation, the basic RC-triggered ESD protection circuit shown in Figure 3 is prone to oscillation due to employing only one timing element [6]. This can be explained as follows: once a fast rise on the supply node is detected, M BIGF ET is triggered.…”
Section: Review Of Rc-triggered Esd Protection Circuitsmentioning
confidence: 99%
“…Another valuable method to implement a delay element is presented in Ref. [12]. The gate voltage of the clamp MOSFET is charged to "1" under the ESD event, and the gate parasitic capacitance stores quantities of charges.…”
Section: Design Of the Delay Elementmentioning
confidence: 99%