2019
DOI: 10.1109/tie.2019.2892682
|View full text |Cite
|
Sign up to set email alerts
|

Current Control of Single-Phase VSC Systems With Inductor Saturation Using Inverse Dynamic Model-Based Compensation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
10
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
4
2
1

Relationship

2
5

Authors

Journals

citations
Cited by 10 publications
(11 citation statements)
references
References 10 publications
1
10
0
Order By: Relevance
“…When the current dc-bias is zero, the rise time is approximately 3-4 ms whereas when the d-axis current dc-bias level is 10 A, the rise time of the CSCC method is around 1 ms. This bandwidth shrinkage phenomenon in 3P3W VSCs with CSCC is similar to the case that of single-phase controlled VSCs under dc excitation [8], [23].…”
Section: B Dynamic Responsesupporting
confidence: 65%
See 2 more Smart Citations
“…When the current dc-bias is zero, the rise time is approximately 3-4 ms whereas when the d-axis current dc-bias level is 10 A, the rise time of the CSCC method is around 1 ms. This bandwidth shrinkage phenomenon in 3P3W VSCs with CSCC is similar to the case that of single-phase controlled VSCs under dc excitation [8], [23].…”
Section: B Dynamic Responsesupporting
confidence: 65%
“…Considering the d-axis to d-axis and q-axis to q-axis magnitude plots in Fig. 5 (a) and (b) for θ = 0 and θ = π/3 under fullload operation, the d-axis bandwidth (ω BW −dd ) and q-axis bandwidth (ω BW −qq ) are observed to be much smaller than the design bandwidth ω BW which is called bandwidth shrinkage [8], [23] and elaborated in [7]. Moreover, the phase responses in Fig down to 62 degrees decreasing the robustness of the stability of the closed-loop current control system [22].…”
Section: A Command To Output Characteristicsmentioning
confidence: 99%
See 1 more Smart Citation
“…As the closed-loop control structure reached up in (13) is the same as that of a single-phase controlled VSC system, the design of PI controller becomes straightforward and identical to single-phase dc current control case for an L-R load [11]. Accordingly, the PI compensator parameters can be selected as K p = ω BWL and K i = ω BWR wherein ω BW is the design bandwidth [12], [32].…”
Section: A Conventional Synchronous Frame Current Control (Cscc) Of mentioning
confidence: 99%
“…Recently, research has been conducted to solve the inductor saturation based performance loss issues for single-phase controlled VSCs [6]- [12]. The approach for single-phase controlled VSC systems in [11] is generalized to 3P3W VSC systems in this study. Accordingly, this paper investigates the 3P3W VSCs with highly saturable inductors in terms of their performance characteristics and proposes an inverse dynamic model based compensation (IDMBC) method to overcome the inductor saturation based performance degradation of conventional synchronous frame current control (CSCC) methods.…”
Section: Introductionmentioning
confidence: 99%