2007 IEEE International Electron Devices Meeting 2007
DOI: 10.1109/iedm.2007.4419087
|View full text |Cite
|
Sign up to set email alerts
|

Current Collapseless High-Voltage GaN-HEMT and its 50-W Boost Converter Operation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
21
0

Year Published

2012
2012
2020
2020

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 23 publications
(21 citation statements)
references
References 1 publication
0
21
0
Order By: Relevance
“…Especially, the trapping effects through the surface states leads to a high device leakage current (I leak ) which results in high off-state current (I off ), the poor subthreshold swing (SS), low breakdown voltage (BV), high noise, and low power efficiency [6][7][8]. To suppress the I leak , the process step for the reduction of surface current (I surf ) is required.…”
Section: Introductionmentioning
confidence: 99%
“…Especially, the trapping effects through the surface states leads to a high device leakage current (I leak ) which results in high off-state current (I off ), the poor subthreshold swing (SS), low breakdown voltage (BV), high noise, and low power efficiency [6][7][8]. To suppress the I leak , the process step for the reduction of surface current (I surf ) is required.…”
Section: Introductionmentioning
confidence: 99%
“…Such non-localized trapping effects should have a strong adverse effect on the performance. In fact, Saito et al 21,22 have pointed out that the operation voltages of these devices are always much lower than the breakdown voltages owing to the increased conduction loss caused by current collapse. To address this issue, they suppressed the high electric field at the gate edge using optimized field plate (FP) structures, 21,22 implying that the non-localized trapping effects were not specifically considered.…”
Section: Introductionmentioning
confidence: 99%
“…The gate-drain offset length was 14 μm, the gate length was 1.3 μm, the gate width was 3 mm and the active device area was 0.067 mm 2 . The dual field-plate structure was employed to suppress the current collapse phenomena [5]. At the assembly process, the source and the Si-substrate were connected to individual terminals to measure each terminal current.…”
Section: Device Fabrication and Experimental Resultsmentioning
confidence: 99%
“…1. The device processing consisted of conventional HEMT fabrication steps [5]. A MIS gate structure with 20 nm-thick SiN gate insulator film was employed to reduce the gate leakage current.…”
Section: Device Fabrication and Experimental Resultsmentioning
confidence: 99%