2015 8th International Conference on Control and Automation (CA) 2015
DOI: 10.1109/ca.2015.13
|View full text |Cite
|
Sign up to set email alerts
|

CRC (Cyclic Redundancy Check) Implementation in High-Speed Semiconductor Memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
0
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 4 publications
0
0
0
Order By: Relevance
“…5(a) shows the implementation of SSCDSD. The code word with 18 symbols, (144, 128), includes 128-bit data and 16-bit ECC with 8-bit CRC and 8bit parity [55,56]. Four code words are composed of one cache line.…”
Section: ) Single Symbol Correction Double Symbol Detectionmentioning
confidence: 99%
See 1 more Smart Citation
“…5(a) shows the implementation of SSCDSD. The code word with 18 symbols, (144, 128), includes 128-bit data and 16-bit ECC with 8-bit CRC and 8bit parity [55,56]. Four code words are composed of one cache line.…”
Section: ) Single Symbol Correction Double Symbol Detectionmentioning
confidence: 99%
“…3) CYCLIC REDUNDANCY CHECK CRC detects accidental errors in computer data and is typically used in digital code transmitters/receivers and storage devices [55,56]. Various types of CRC depending on the divisor or polynomial generator exist.…”
Section: ) Single Symbol Correction Double Symbol Detectionmentioning
confidence: 99%