The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.
2020
DOI: 10.48550/arxiv.2005.01945
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

CPU and GPU Accelerated Fully Homomorphic Encryption

Abstract: Fully Homomorphic Encryption (FHE) is one of the most promising technologies for privacy protection as it allows an arbitrary number of function computations over encrypted data. However, the computational cost of these FHE systems limits their widespread applications. In this paper, our objective is to improve the performance of FHE schemes by designing efficient parallel frameworks. In particular, we choose Torus Fully Homomorphic Encryption (TFHE) [1] as it offers exact results for an infinite number of boo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 31 publications
0
1
0
Order By: Relevance
“…However, one of the major problems of HE is the high computational cost of performing operations on top of encrypted data that are several orders of magnitude slower than operations on unencrypted data. 1 Against this background, recent times have seems some efforts toward improving the computational performance of HE by introducing hardware acceleration using GPU, FPGA, and possibly ASICs, for example, (Morshed et al, 2020;Roy et al, 2017;Yang et al, 2020). Furthermore, some efforts have also been developed toward producing custom hardware for HE.…”
Section: Discussionmentioning
confidence: 99%
“…However, one of the major problems of HE is the high computational cost of performing operations on top of encrypted data that are several orders of magnitude slower than operations on unencrypted data. 1 Against this background, recent times have seems some efforts toward improving the computational performance of HE by introducing hardware acceleration using GPU, FPGA, and possibly ASICs, for example, (Morshed et al, 2020;Roy et al, 2017;Yang et al, 2020). Furthermore, some efforts have also been developed toward producing custom hardware for HE.…”
Section: Discussionmentioning
confidence: 99%