8th Euromicro Conference on Digital System Design (DSD'05)
DOI: 10.1109/dsd.2005.28
|View full text |Cite
|
Sign up to set email alerts
|

Cost-effective VLSI Design of Non Linear Image Processing Filters

Abstract: This paper presents a design methodology suitable for the cost-effective and real-time implementation of nonlinear image processing algorithms. Starting from high-level functional descriptions the proposed optimization flow simplifies the designer's duty to achieve a low complexity and low power realization in CMOS technology (FPGA and/or ASIC) with low accuracy loss for the implemented algorithm. As an application case study the paper describes the design of a system, based on a Retinex-like algorithm, to imp… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(9 citation statements)
references
References 8 publications
0
9
0
Order By: Relevance
“…The dedicated core is synthesized using the same flow and CMOS technology of the ASIP; it has a logic complexity of 90 Kgates, allows for real-time processing of up to 30 Hz CIF (256 9 256 images up to 46 Hz), and has a similar energy cost per pixel, about 45 nJ/ pixel for typical input frames processing. Compared to such results, the r-ASIP synthesis is satisfactory considering its programmable and configurable architecture, opposed to the dedicated one in [32].…”
Section: Retinex R-asip Resultsmentioning
confidence: 76%
See 3 more Smart Citations
“…The dedicated core is synthesized using the same flow and CMOS technology of the ASIP; it has a logic complexity of 90 Kgates, allows for real-time processing of up to 30 Hz CIF (256 9 256 images up to 46 Hz), and has a similar energy cost per pixel, about 45 nJ/ pixel for typical input frames processing. Compared to such results, the r-ASIP synthesis is satisfactory considering its programmable and configurable architecture, opposed to the dedicated one in [32].…”
Section: Retinex R-asip Resultsmentioning
confidence: 76%
“…In [32], a dedicated VHDL implementation of the Retinex filter is proposed. The algorithmic type and optimizations (piecewise linearization of nonlinear operators and bit-true arithmetic) are the same as discussed for the r-ASIP design.…”
Section: Retinex R-asip Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…9 a Original image, b filtered with our Retinex, and c filtered with the single-scale Retinex proposed in [14,15] the input values to the G and b operators. Following a methodology similar to the one described in [25], several edge distribution laws have been compared to find the best trade-off between circuit complexity and algorithmic accuracy. The latter has been measured with both a PSNRbased objective criterion and a visual perception subjective one.…”
Section: Operators Linearization and Arithmetic Definitionmentioning
confidence: 99%