Cost Effective Test Planning for System-on-Chip Manufacture

Abstract

The test of chip has become an important issue as its complexity has been dramatically increased. Currently, system-onchip (SoC) is major product that can be used for many applications. Since the SoC is a chip designed by VLSI design techniques, its methodologies of design and test are similar to conventional chip manufacturing aspects. However, the complexity, developing procedures, and many other things are different from the case of the conventional chips. Thus, new test approach is needed for complex SoC. The proposed economics model for SoC helps the chip developers predict total cost of SoC development at the early design stage, and decide the strategy to test by costeffective way.

Dynamic material picking schedule and communication protocols for warehouse picking system

“…Protocols are needed to ensure that the host can communicate with controllers [1,2,3]. The rules determine how packets are transferred from the host machine to system controllers.…”

Cost Modeling for SOC Modules Testing

“…Songjun Lee et. al [10] proposed the economic models to predict the total cost SOC development at the early design stage. Erik et.al [11] d iscussed the benefits and tradeoffs by applying the technical cost modeling on 4 applications.…”