Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256) 2001
DOI: 10.1109/acssc.2001.986980
|View full text |Cite
|
Sign up to set email alerts
|

CORDIC implementation of digital heterodyne filter in VLSI

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2011
2011
2011
2011

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 3 publications
0
1
0
Order By: Relevance
“…Considering 3D architecture (Fig. 3) first, since each of its three stages has two levels with different set of θ i , it is essential to use one (1 : 2) de-multiplexer and one (2 : 1) multiplexer at the θ i -outputs and Interested readers may look into [20]- [23] to get an insight of the implementation of CORDIC in silicon/FPGA and also into [24]- [28] to get an idea of quantization error and numerical accuracy of CORDIC.…”
Section: B Architectural Optimization Of Cordic Based Nd Ficamentioning
confidence: 99%
“…Considering 3D architecture (Fig. 3) first, since each of its three stages has two levels with different set of θ i , it is essential to use one (1 : 2) de-multiplexer and one (2 : 1) multiplexer at the θ i -outputs and Interested readers may look into [20]- [23] to get an insight of the implementation of CORDIC in silicon/FPGA and also into [24]- [28] to get an idea of quantization error and numerical accuracy of CORDIC.…”
Section: B Architectural Optimization Of Cordic Based Nd Ficamentioning
confidence: 99%