2017
DOI: 10.1007/s10489-017-1007-z
|View full text |Cite
|
Sign up to set email alerts
|

Convolutional neural network acceleration with hardware/software co-design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2018
2018
2022
2022

Publication Types

Select...
4
2

Relationship

1
5

Authors

Journals

citations
Cited by 8 publications
(9 citation statements)
references
References 38 publications
0
8
0
Order By: Relevance
“…[167]), and neural networks (see e.g. [168]). Algorithms from those domains are cornerstones of various biometric systems; hence, substantial research effort has also been devoted to development of FPGA‐based processing of biometric data.…”
Section: Computational Workload Reduction Approachesmentioning
confidence: 99%
“…[167]), and neural networks (see e.g. [168]). Algorithms from those domains are cornerstones of various biometric systems; hence, substantial research effort has also been devoted to development of FPGA‐based processing of biometric data.…”
Section: Computational Workload Reduction Approachesmentioning
confidence: 99%
“…While SuperBE as an algorithm is more complex and therefore slower than GMM or similar methods previously accelerated, it has an average PWC of 1.75%, much better than the 4% error rate expected from GMM (both scores measured on the CDW2014 dataset). In our work, we target a hard CPU with attached FPGA fabric, using a similar strategy from [10] to partition SuperBE into software and hardware components with the intention of accelerating computation on an embedded system. This improves upon the existing literature by accelerating a new algorithm that achieves better accuracy than most of the existing hardware implementations of background estimation algorithms, with real-time speeds on an embedded system.…”
Section: Hardware Implementationsmentioning
confidence: 99%
“…In a HW/SW Co-design system, some data communication has to occur between the Hardware (HW) component and the Software (SW) component, which requires a non-zero amount of time. In [10], we identified that the communication channels can become the bottleneck that prevents faster speeds from being achieved. If multiple non-sequential tasks are partitioned onto the hardware, then data needs to be passed between the HW and SW units multiple times.…”
Section: Hardware Accelerationmentioning
confidence: 99%
See 2 more Smart Citations