2014
DOI: 10.1088/1674-4926/35/3/035007
|View full text |Cite
|
Sign up to set email alerts
|

Conversion algorithm for MPRM expansion

Abstract: Conversion of the Reed-Muller (RM) expansion between two different polarities is an important step in the synthesis and optimization of RM circuits. By investigating XOR decomposition, a new conversion algorithm is proposed to convert MPRM expansion from one polarity to another. First, the relationship between XOR decomposition and mixed polarity is set up. Second, based on this, the operation relation of term coefficients between the two polarities is derived to realize MPRM expansion conversion. And finally,… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(7 citation statements)
references
References 6 publications
0
7
0
Order By: Relevance
“…Area constraint and optimization were performed using the DC algorithm. The areas of the combinational logic circuits were calculated according to Equation (5). Finally, the optimized areas of the combinational logic circuits obtained by the two algorithms were compared to verify the superority of the proposed SADPSO algorithm.…”
Section: Results Analysis and Discussionmentioning
confidence: 99%
See 2 more Smart Citations
“…Area constraint and optimization were performed using the DC algorithm. The areas of the combinational logic circuits were calculated according to Equation (5). Finally, the optimized areas of the combinational logic circuits obtained by the two algorithms were compared to verify the superority of the proposed SADPSO algorithm.…”
Section: Results Analysis and Discussionmentioning
confidence: 99%
“…A DC logic synthesis tool was used to impose restriction conditions such that the available logic gate types must be completely consistent with the MPRM and area constraint needs to be executed strictly. The number of equivalent logic gates was calculated according to the area optimization results of the DC logic synthesis and Equation (5). Finally, the area optimization results of the DC logic synthesis and the SADPSO were compared.…”
Section: Verification Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…The comparison results in terms of CPU time in seconds are shown in the column labelled "Time for conversion w/ polarity 0". Obviously, the method based on tabular techniques [15] is not appropriate for large functions due to the excessive memory consumption. Among the 17 experimental circuits, the speed of the proposed method is average about 2000 times faster than that of the previous scheme [14] in 7 circuits, and is average about 50 times in other 7 circuits.…”
Section: Resultsmentioning
confidence: 99%
“…Recently, many other methods have been proposed to compute canonical forms. For instance, some spectral methods are described by matrix transformation [8,16] , and some tabular techniques are extended to coefficient computation [1,15] . However, the above-mentioned algorithms have a common disadvantage that they may involve the procedure of generating the entire truth table, disjoint cubes or other canonical form coefficients, which results in an increase of procedural steps and processing time and consequently restricts their use in large Boolean functions of a SOP or ESOP.…”
Section: Introductionmentioning
confidence: 99%