2016
DOI: 10.1117/12.2207222
|View full text |Cite
|
Sign up to set email alerts
|

Continuous wave operation of high power GaN-based blue vertical-cavity surface-emitting lasers using epitaxial lateral overgrowth

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
8
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(8 citation statements)
references
References 9 publications
0
8
0
Order By: Relevance
“…This is due to the heat generated in the active region traveling a shorter lateral distance through the epitaxial layers toward the heat sink for lower alignment tolerances. To estimate the thermal resistance required to achieve CW lasing at RT, previously reported CW GaN‐based VCSELs by Nichia and Sony were simulated with their corresponding material and assuming alignment tolerances of 5 μm for all lithography steps on the schematics reported in the original publications. Nichia utilized two dielectric DBRs and large electrode contacts to a highly thermally conductive silicon substrate, resulting in an estimated thermal resistance of 4169 K W −1 , which falls below the 2.5 μm tolerance plot for our flip‐chip design.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 3 more Smart Citations
“…This is due to the heat generated in the active region traveling a shorter lateral distance through the epitaxial layers toward the heat sink for lower alignment tolerances. To estimate the thermal resistance required to achieve CW lasing at RT, previously reported CW GaN‐based VCSELs by Nichia and Sony were simulated with their corresponding material and assuming alignment tolerances of 5 μm for all lithography steps on the schematics reported in the original publications. Nichia utilized two dielectric DBRs and large electrode contacts to a highly thermally conductive silicon substrate, resulting in an estimated thermal resistance of 4169 K W −1 , which falls below the 2.5 μm tolerance plot for our flip‐chip design.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…Using the experimental data provided in Refs. and the thermal resistance values modeled here, one can estimate the internal temperature in the active region at threshold. The temperature rise is given by, ΔT=Znormalttrue[VthIthIth2RnormalsPouttrue] where Δ T , Z t , V th , I th , R s , and P out are the internal temperature change, thermal resistance, threshold voltage, threshold current, series resistance, and output power of the VCSEL, respectively.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Thus, one longitudinal mode almost matches the location of the peak in the gain spectrum automatically and exploits the maximum amplification. In the case of a short cavity with a wide spacing of more than 10 nm, the length should be precisely controlled to ensure the longitudinal modes hit the top of the gain spectrum [20]. This frequently results in a fabrication error, which can deteriorate the lasing yield.…”
Section: Vcsel With Curved Mirror and Long Cavitymentioning
confidence: 99%