Continuous‐Wave Operation of 457 nm InGaN Laser Diodes with Etched Facet Mirrors for On‐Chip Photonics
Muhammet Genc,
Vitaly Z. Zubialevich,
Abhinandan Hazarika
et al.
Abstract:The success of silicon photonics is sparking widespread interest in photonic integrated circuits at visible light wavelengths using SiN and other waveguiding platforms. Compact active circuits desire the heterogeneous integration of GaN‐based laser diodes. Herein, the optimization of smooth and vertical facets is reported using a combination of inductively coupled plasma etching followed by wet etching with a tetramethylammonium hydroxide‐based solution. Facet quality for concave‐, flat‐, and convex‐shaped str… Show more
Herein, ex situ wet cleaning and in situ high‐temperature annealing of GaN surfaces prior to low pressure chemical vapor deposition (LPCVD) of the SiO2 gate oxide, aiming at effective SiO2‐GaN interface engineering for channel improvement of metal–oxide semiconductor (MOS) transistors, are investigated. Additionally, the combination of in situ annealing and gate oxide deposition in an LPCVD tool provides the advantage of an industrially preferred batch process. A strong impact of the pretreatments on the interface state density and flatband voltage of the fabricated n‐type GaN MOS capacitors is demonstrated. Combined HF wet cleaning and NH annealing result in a low peak interface state density and a close to ideal C–V curve with a nearly ideal flatband voltage . Furthermore, the I–V characteristics exhibit a positive voltage shift of the current onset and substantially reduced I‐V hysteresis, i.e., negligible temporary charging. Physical root causes are assumed to be reduced contamination due to nondestructive yet efficient HF cleaning combined with subsequent high temperatures and the reduction of near‐interface, quasi‐permanent traps due to the saturation of dangling bonds by the annealing in hydrogen‐containing atmosphere.
Herein, ex situ wet cleaning and in situ high‐temperature annealing of GaN surfaces prior to low pressure chemical vapor deposition (LPCVD) of the SiO2 gate oxide, aiming at effective SiO2‐GaN interface engineering for channel improvement of metal–oxide semiconductor (MOS) transistors, are investigated. Additionally, the combination of in situ annealing and gate oxide deposition in an LPCVD tool provides the advantage of an industrially preferred batch process. A strong impact of the pretreatments on the interface state density and flatband voltage of the fabricated n‐type GaN MOS capacitors is demonstrated. Combined HF wet cleaning and NH annealing result in a low peak interface state density and a close to ideal C–V curve with a nearly ideal flatband voltage . Furthermore, the I–V characteristics exhibit a positive voltage shift of the current onset and substantially reduced I‐V hysteresis, i.e., negligible temporary charging. Physical root causes are assumed to be reduced contamination due to nondestructive yet efficient HF cleaning combined with subsequent high temperatures and the reduction of near‐interface, quasi‐permanent traps due to the saturation of dangling bonds by the annealing in hydrogen‐containing atmosphere.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.