2010 IEEE Workshop on Microelectronics and Electron Devices 2010
DOI: 10.1109/wmed.2010.5453773
|View full text |Cite
|
Sign up to set email alerts
|

Continuous-Time/Discrete-Time (CT/DT) Cascaded Sigma-Delta Modulator for High Resolution and Wideband Applications

Abstract: This paper reports transistor-level design of a new continuous-time (CT), discrete-time (DT) cascaded sigma delta modulator (SDM). The combination of a CT first stage and a DT second stage was utilized to realize a high speed, high resolution analog-to-digital converter (ADC). Power consumption of CT first stage is lowered by optimizing the gain coefficients of CT integrators in a feedforward topology. Moreover double sampling (CDS) was used in second stage integrators to further reduce power consumption.Propo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…However, since VIC cannot achieve dynamic compensation and the transfer function varies with different operating points, it is not suitable for use in the case. From the time domain perspective, DSM can be classified into two architectures: discrete-time (DT) and continuous-time (CT) [18]. Due to the internal delay integrator, the former has the problem of delay and phase delay, which are undesirable in feedback control systems.…”
Section: Figure 3 Architecture Of a Fhss Buck Convertermentioning
confidence: 99%
“…However, since VIC cannot achieve dynamic compensation and the transfer function varies with different operating points, it is not suitable for use in the case. From the time domain perspective, DSM can be classified into two architectures: discrete-time (DT) and continuous-time (CT) [18]. Due to the internal delay integrator, the former has the problem of delay and phase delay, which are undesirable in feedback control systems.…”
Section: Figure 3 Architecture Of a Fhss Buck Convertermentioning
confidence: 99%
“…This technique conveniently provides high signal-to-quantization noise ratio (SQNR), which makes it important to use in super audio CD format. It is widely used in recent data acquisition systems, Microelectromechanical systems (MEMS), inertial sensors, image sensors, wireless technologies such as long-term evolution advanced (LTE-Advanced), global system for mobile Telecommunication (GSM) and code-division multiple-access (CDMA) etc., where high speed ADCs with wide bandwidth, low noise and less glitch-induced harmonic distortion are required [1][2][3][4][5][6][7][8][9]. Portable audio playback devices, which perform digital-to-analog conversion also make use of it.…”
Section: Introductionmentioning
confidence: 99%