2011
DOI: 10.1109/tcad.2011.2158732
|View full text |Cite
|
Sign up to set email alerts
|

Constraint-Based Layout-Driven Sizing of Analog Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
25
0

Year Published

2012
2012
2016
2016

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 56 publications
(25 citation statements)
references
References 62 publications
0
25
0
Order By: Relevance
“…In Fig. 2.4, a traditional analog design flow with emphasis on circuit sizing is presented, versus the generalized layout-aware methodology proposed in [35]. Next, some state-of-the-art layout-aware synthesis tools and their different ways of extracting layout-parasitics are presented.…”
Section: Layout-aware Sizing Approachesmentioning
confidence: 99%
See 3 more Smart Citations
“…In Fig. 2.4, a traditional analog design flow with emphasis on circuit sizing is presented, versus the generalized layout-aware methodology proposed in [35]. Next, some state-of-the-art layout-aware synthesis tools and their different ways of extracting layout-parasitics are presented.…”
Section: Layout-aware Sizing Approachesmentioning
confidence: 99%
“…Recently, Habal et al [35] ruled out the use of templates given the few degrees of freedom they offer, investigating every possible layout for each device in the circuit using placement algorithm Plantage [2]. The layouts with the best geometric features are kept, and only the final placement selected based on aspect ratio, area and electrical performance is routed.…”
Section: Layout-aware Sizing Approachesmentioning
confidence: 99%
See 2 more Smart Citations
“…However, both complete layout generation and parasitic extraction are still time consuming tasks. This time cost appears either in the processing time, when using custom automatic layout generator plus layout extraction inside the sizing optimization loop [7], or in the design time of circuit specific procedural generators, that code the entire layout of a circuit in a tool, with parasitic estimation [6,8,9]. Fig.…”
Section: Introductionmentioning
confidence: 99%