Connection of H.264/AVC hardware IPs using a specific Networks-on-Chip

Messaoudi, Kamel; Mayache, Hichem; Benhaoues, Atef; Bourennane, El-Bay; Toumi, Salah

doi:10.1016/j.micpro.2015.08.010

Cited by 4 publications

(1 citation statement)

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It has 16 × 16 processing element array and adder tree. Messaoudi et al 15 proposed a network‐on‐chip architecture for interconnection hardware cores of H.264/AVC encoder. They analyzed it in an SoC platform with MicroBlaze processor.…”

Section: Introductionmentioning

confidence: 99%

Energy‐efficient system‐on‐chip reconfigurable architecture design for sum of absolute difference computation in motion estimation process of H.265/HEVC video encoding

Chandran

Chandramani

2019

Concurrency and Computation

View full text Add to dashboard Cite

Summary Motion estimation is the important and computationally intensive part of any video encoding. The objective of this paper is to design and analyze the coarse and fine reconfiguration of processing element‐based hardware design for block matching–based motion estimation in H.265/HEVC video processing. Sum of absolute difference (SAD) is the commonly used criteria for block matching in the motion estimation process. User input is taken as the parameter for coarse reconfiguration, and the threshold value in SAD is considered for the fine reconfiguration. Processing elements are the hardware units designed for performing SAD calculation. In this work, the hardware for block‐based motion estimation for H.265/HEVC encoder is designed using multiple processing elements, which will calculate the SAD values. A system‐on‐chip architecture is implemented and verified the optimization in terms of power and area utilization by reconfiguring the architecture dynamically based on the input video quality requirement.

show abstract

Section: Introductionmentioning

confidence: 99%