Computer architectures to close the loop in real-time optimization

Abstract

Abstract-Many modern control, automation, signal processing and machine learning applications rely on solving a sequence of optimization problems, which are updated with measurements of a real system that evolves in time. The solutions of each of these optimization problems are then used to make decisions, which may be followed by changing some parameters of the physical system, thereby resulting in a feedback loop between the computing and the physical system. Real-time optimization is not the same as 'fast' optimization, due to the fact that the computation is affected by an uncertain system that evolves in time. The suitability of a design should therefore not be judged from the optimality of a single optimization problem, but based on the evolution of the entire cyber-physical system. The algorithms and hardware used for solving a single optimization problem in the office might therefore be far from ideal when solving a sequence of real-time optimization problems. Instead of there being a single, optimal design, one has to trade-off a number of objectives, including performance, robustness, energy usage, size and cost. We therefore provide here a tutorial introduction to some of the questions and implementation issues that arise in real-time optimization applications. We will concentrate on some of the decisions that have to be made when designing the computing architecture and algorithm and argue that the choice of one informs the other.

A novel FPGA‐Based Bi input‐reduced order extended Kalman filter for speed‐sensorless direct torque control of induction motor with constant switching frequency controller

“…These tools have excellent performance in generating HDL codes for digital design beside the handwritten HDL code in the manner of time spent [47,48]. However, handwritten HDL coding always stands out in terms of area constraint, power consumption, operating speed, and getting good control performance [5,47,49,50]. Also usage of the system generator tools causes problems on implementation with floating point format because of the area constraint.…”

Optimized FPGA Implementation of Model Predictive Control for Embedded Systems Using High-Level Synthesis Tool

“…New hardware architectures have been studied for the implementation of MPC [10], including programmable logic controllers (PLCs) [11], low-cost microcontrollers [12,13], field programmable gate arrays (FPGAs) [14,15] [16], and application specific integrated circuits (ASICs) [17]. The choice of hardware architecture is often a trade-off between cost, energy consumption and required performance.…”

Embedded optimization-based controllers for industrial processes

“…The key issue therefore is how to deal with this time window since, if not done with caution, the optimization problem embedded in the controller may be out of date in the face of the evolution of the real system if the controller is delayed, or perform unnecessary calculations if the controller is advanced. The suitability of a controller should not be evaluated just in a single optimization from the optimality sense, but should be evaluated according to the controller-system behavior over time [10].…”