2002
DOI: 10.1109/tnn.2002.1000139
|View full text |Cite
|
Sign up to set email alerts
|

Competitive learning with floating-gate circuits

Abstract: Competitive learning is a general technique for training clustering and classification networks. We have developed an 11-transistor silicon circuit, that we term an automaximizing bump circuit, that uses silicon physics to naturally implement a similarity computation, local adaptation, simultaneous adaptation and computation and nonvolatile storage. This circuit is an ideal building block for constructing competitive-learning networks. We illustrate the adaptive nature of the automaximizing bump in two ways. F… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

1
24
0

Year Published

2005
2005
2024
2024

Publication Types

Select...
7
2
1

Relationship

0
10

Authors

Journals

citations
Cited by 326 publications
(33 citation statements)
references
References 17 publications
(36 reference statements)
1
24
0
Order By: Relevance
“…The so-called synaptic transistors and similar devices [4,5,[8][9][10][11][12][13][14][15][16][17]19] (see also reviews [18,7]) is the most commonly reported implementation of this idea. This technique is very convenient due to its compatibility with the generic CMOS fabrication process.…”
Section: Introductionmentioning
confidence: 99%
“…The so-called synaptic transistors and similar devices [4,5,[8][9][10][11][12][13][14][15][16][17]19] (see also reviews [18,7]) is the most commonly reported implementation of this idea. This technique is very convenient due to its compatibility with the generic CMOS fabrication process.…”
Section: Introductionmentioning
confidence: 99%
“…For example, a typical ReRAM shows a conductance spanning more than two orders of magnitude within first 100 programming cycles at identical programming conditions [7]. Devices based on charge-trapping include floating-gate transistors [12], transistors with an organic gate dielectric [13], and carbon nanotube transistors [14]. However, none of these proposals are both fully CMOS-compatible (in terms of process and operating voltage) and manufacturing-ready.…”
mentioning
confidence: 99%
“…The final class of the sample is the one with the largest number of votes. For further details, the reader is referred to [23].…”
mentioning
confidence: 99%