2019 3rd International Conference on Computing Methodologies and Communication (ICCMC) 2019
DOI: 10.1109/iccmc.2019.8819762
|View full text |Cite
|
Sign up to set email alerts
|

Comparator Design for Low Power High Speed Flash ADC-A Review

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…A lowpotential bulk-driven based latch comparator structure [16] is proposed, which incline the mass hubs concept and sufficient potentials in the testing stage to lower their edge voltages, while setting the input information into the mass hubs during the contrast process to provide additional transconductance. To eliminate the effect of the bubble fault, the Flash ADC [17] employs the offset-cancellation process. However, this approach is ineffective at high resolution.…”
Section: Related Workmentioning
confidence: 99%
“…A lowpotential bulk-driven based latch comparator structure [16] is proposed, which incline the mass hubs concept and sufficient potentials in the testing stage to lower their edge voltages, while setting the input information into the mass hubs during the contrast process to provide additional transconductance. To eliminate the effect of the bubble fault, the Flash ADC [17] employs the offset-cancellation process. However, this approach is ineffective at high resolution.…”
Section: Related Workmentioning
confidence: 99%