Comparative Analysis of CMOS Latch-Driver Circuits for Current-Steering Digital-to-Analog Converters

Chacon, Oscar Morales; Wikner, J. Jacob; Alvandpour, Atila; Siek, Liter

doi:10.23919/mixdes55591.2022.9837990

Cited by 1 publication

(2 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In Fig. 3.16(a), t sw,r is sequential, and therefore, given by Figure 3.17: PT-type latch-driver circuits [60].…”

Section: Timing Circuitsmentioning

confidence: 99%

“…Also, for the NAND gates, the PMOS transistors can be of minimum size. Important to mention that the crossing-point can be adjusted from the NMOS transistors in the NAND gates and the auxiliary PMOS transistors controlled by Y and X[60]. However, a circuit that integrates a control voltage to modify the crossing point between the complementary transitions is shown in Fig.3.19(b), which permits to dynamically adjust against processvoltage-temperature (PVT) variations.…”

mentioning

confidence: 99%

See 1 more Smart Citation

Studies on the performance bounds and design of current-steering DACs

Chacon¹

View full text Add to dashboard Cite

It has been a journey since I started off my PhD studies at Linkoping university back in 2017. During this time, I have had the opportunity to meet and work with people who have gave me inspiration, advise, encouragement and support along the way, and for those I would like to give my deepest and sincere gratitude • My supervisors at LiU and NTU. Prof Jacob Wikner for his guidance and support that has been key to carry on with the research studies and from whom I have learned a lot. Prof Atila Alvandapour for his guidance, unconditional support and the opportunity to start this journey. Prof Liter Siek for the opportunity to be part of NTU and his always advice and support regardless time and distance. • Prof Emeritus Christer Svensson who has been very inspirational and always willing to teach and be part of technical discussions. • Prof Ted Johansson who I started my PhD studies with and from who I always found advice, support and interesting conversations. • Past and present members in the Integrated Circuits and Systems (EKS) group at Linkoping university for all the discussions and collaboration in teaching, research or other activities.

show abstract

“…In Fig. 3.16(a), t sw,r is sequential, and therefore, given by Figure 3.17: PT-type latch-driver circuits [60].…”

Section: Timing Circuitsmentioning

confidence: 99%

mentioning

confidence: 99%