Coherence Protocols for Bus-Based and Scalable Multiprocessors, Internet, and Wireless Distributed Computing Environments: A Survey

Sustersic, John; Hurson, Ali R.

doi:10.1016/s0065-2458(03)59005-2

Cited by 7 publications

(11 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Coherence is maintained by having all cache controllers "snoop" on the bus and monitor the transaction. Snoopy cache-coherence protocols fall in two major categories: Invalidate and Update [2,3,10]. Invalidating protocols are studied here but the concepts can be applied with some modifications to updating protocols too.…”

Section: Definition and Analysis Of The Modelmentioning

confidence: 99%

Analytical Model For a MultiprocessorWith Private Caches And Shared Memory

Nikolov

2008

INT J COMPUT COMMUN

View full text Add to dashboard Cite

Abstract:We develop an analytical model of multiprocessor with private caches and shared memory and obtain the following results: the instantaneous state probabilities and the steady-state probabilities of the system. Both transient behaviour and equilibrium can be studied and analyzed. We showed that results can be applied to determine the output parameters for both blocking and non-blocking caches.

show abstract

Section: Definition and Analysis Of The Modelmentioning

confidence: 99%

Analytical Model For a MultiprocessorWith Private Caches And Shared Memory

Nikolov

2008

INT J COMPUT COMMUN

View full text Add to dashboard Cite

show abstract

“…Data duplication has long been used as a performance-enhancing technique in reducing access latency in computer systems [1,3]. The basic concept is simple: make a copy of frequently used data in a higher performance storage device that is logically, physically, and temporally closer to the processing unit than the primary storage location of the data.…”

Section: Introductionmentioning

confidence: 99%

“…The literature is replete with coherence protocols designed for symmetric multiprocessor (SMP) architectures [1,3,4], cache coherent non-uniform memory access (CC+NUMA) architectures [1,3,4], web and proxy caching architectures [1,2], and, more recently, wireless network architectures [1,[5][6][7][8]. The coherence implementations developed for each class of system architecture were tailored for the system and have invariably taken advantage of the nature of the system to allow acceptable performance and scalability [1]. However, the sheer size, complexity, and heterogeneity of the Internet have largely prevented practical implementations of a suitable cache coherence protocol [1,2].…”

Section: Introductionmentioning

confidence: 99%

“…The coherence implementations developed for each class of system architecture were tailored for the system and have invariably taken advantage of the nature of the system to allow acceptable performance and scalability [1]. However, the sheer size, complexity, and heterogeneity of the Internet have largely prevented practical implementations of a suitable cache coherence protocol [1,2]. In short, there is simply too much data available on the internet to provide strict coherence for all the possible copies that might be generated by even a lazy caching scheme.…”

Section: Introductionmentioning

confidence: 99%

“…In short, there is simply too much data available on the internet to provide strict coherence for all the possible copies that might be generated by even a lazy caching scheme. It has been suggested that a suitable approach to cache coherence on the Internet is one that permits a Quality of Service (QoS) specification [1]. One proposed architecture of a QoS constrained Internet cache coherence protocol will be outlined in this paper.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A quality of service (QoS)implementation of internet cache coherence

Sustersic

Hurson

18th International Conference on Advanced Information Networking and Applications, 2004. AINA 2004.

View full text Add to dashboard Cite

Caching has long been employed in computer system architectures to improve performance in terms of reduced memory access times and latencies and hence, to improve throughput at the expense of additional complexity in memory organization and of managing multiple copies of shared data. In traditional largescale computer architectures, the cache coherency schemes developed permit very large, cache-coherent non-uniform memory access (CC-NUMA) to shared memory spaces. However, these approaches fail when applied to the vastness of the Internet and the growing complexities introduced by mobility. While caching has been successfully employed in specific, limited applications in modern Internet implementations, there has been no general-purpose approach to cache coherency on the Internet. A quality-of-service (QOS) approach is ideally suited for such a general-purpose cache coherence protocol, providing strong consistency for those data items that require it while permitting weaker consistency for less critical data. A statistical analysis of the read/write behavior of typical Internet data will be used to suggest a low overhead, inexpensive QOS solution to cache coherency issues on the Internet. An experimental framework will be to study and verify the potential of the proposed scheme as a viable solution to cache coherence on both wired and wireless Internet applications.

show abstract

Transaction Processing in Mobile, Heterogeneous Database Systems

Lim¹,

Hurson

Jiao

2008

Wiley Encyclopedia of Computer Science and Engineering

View full text Add to dashboard Cite

The rapid explosion in the use of wireless devices, combined with the simultaneous infrastructure expansion required to suport a massive number of users, has made ubiquitous access to data a reality. When a large number of users simultaneously accesses global data in a mobile computing environment, an efficient means to manage a large amount of concurrent transactions is required. Current multi‐database concurrency control schemes do not address the limited bandwidth and frequent disconnections associated with wireless networks. This article describes a new hierarchical concurrency control algorithm, v‐lock, that addresses the shortcomings of existing multi‐database concurrency control schemes. The algorithm uses global locking tables created with semantic informantion contained within a hierarchy to serialize global transactions, and remove global deadlocks. Additionally, wireless transmission of data is subject to weak or frequent disconnection. With the increased amount of local memory available at the mobile unit, data replication can be used to provide local data availability, limiting the restrictions imposed by a wireless mobile environment. In a mobile, multi‐database environment, local autonomy restrictions prevent the use of a page‐or‐file‐based data replication scheme. This article describes a new data replication scheme to address to limited bandwidth and local autonomy restrictions. Consistency is maintained by using a parity‐based invalidation scheme of data cached at the mobile unit. Additionally, a simple prefetching scheme is used to further improve the effectiveness of the proposed scheme. Finally, simulated results of the concurrency control and replication algorithms are presented and discussed.

show abstract

Coherence Protocols for Bus-Based and Scalable Multiprocessors, Internet, and Wireless Distributed Computing Environments: A Survey

Cited by 7 publications

References 20 publications

Analytical Model For a MultiprocessorWith Private Caches And Shared Memory

Analytical Model For a MultiprocessorWith Private Caches And Shared Memory

A quality of service (QoS)implementation of internet cache coherence

Transaction Processing in Mobile, Heterogeneous Database Systems

Contact Info

Product

Resources

About