2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL) 2019
DOI: 10.1109/ismvl.2019.00010
|View full text |Cite
|
Sign up to set email alerts
|

CNOT Gate Mappings to Clifford+T Circuits in IBM Architectures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…In the past, several methods have been developed that tackle this problem [8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23]. All these algorithms follow one of two strategies for satisfying the coupling constraint: using swapping or bridging.…”
Section: State Of the Art And Limitationsmentioning
confidence: 99%
See 2 more Smart Citations
“…In the past, several methods have been developed that tackle this problem [8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23]. All these algorithms follow one of two strategies for satisfying the coupling constraint: using swapping or bridging.…”
Section: State Of the Art And Limitationsmentioning
confidence: 99%
“…State-of-the-art approaches (such as introduced in [8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23]) employ swapping as well as bridging schemes to satisfy the coupling constraint for a given operation if required. While they are working reasonably well for smaller architectures, they lead to substantial additional costs when large distances in growing architectures have to be covered.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation