2014 IEEE International Electron Devices Meeting 2014
DOI: 10.1109/iedm.2014.7047073
|View full text |Cite
|
Sign up to set email alerts
|

CMOS-compatible GaN-on-Si field-effect transistors for high voltage power applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
3
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 17 publications
(5 citation statements)
references
References 9 publications
0
3
0
Order By: Relevance
“…The use of Si substrates has several advantages, including low cost, large area, and well-established CMOS processing techniques. However, the lattice mismatch between Si and GaN results in high defect density and poor crystalline quality, which leads to low device performance [64][65][66][67][68][69].…”
Section: Gold-free Coms-compatible Gan Technologymentioning
confidence: 99%
See 1 more Smart Citation
“…The use of Si substrates has several advantages, including low cost, large area, and well-established CMOS processing techniques. However, the lattice mismatch between Si and GaN results in high defect density and poor crystalline quality, which leads to low device performance [64][65][66][67][68][69].…”
Section: Gold-free Coms-compatible Gan Technologymentioning
confidence: 99%
“…The development of third-generation semiconductors, including GaN on Si [53][54][55][56][57][58] or silicon carbide (SiC) [28,[59][60][61][62][63], has been a focus of research for more than 20 years. Among these materials, GaN on Si has emerged as a promising alternative to SiC due to its lower cost and CMOS process compatibility [64][65][66][67][68][69]. Despite this advantage, the epitaxy of GaN on Si remains challenging due to the lattice mismatch and thermal expansion coefficient differences between the two materials.…”
Section: Introductionmentioning
confidence: 99%
“…Then, the evolution of the Au-free process flow for CMOS-compatible GaN technology will be illustrated. We will also discuss the new developments in structures and materials used in CMOS-compatible manufacturing processes in ohmic contact formation and gate structures [ 44 , 45 ].…”
Section: Introductionmentioning
confidence: 99%
“…Several technologies have been developed to achieve normally-off operation, including recessed gate, fluorine-base plasma treatment, floating charges, the piezo neutralization layer, and the p-type GaN cap layer [5][6][7][8][9]. Among these different methods, the p-GaN gate structure is considered to be the most promising structure for commercialization due to its well-balanced features between device performance, reliability and manufacturing capability [10,11].…”
Section: Introductionmentioning
confidence: 99%