Clock gating for power optimization in ASIC design cycle theory & practice

Abstract

In this tutorial we present a comprehensive analysis of the available clock gate (CG) optimization approaches with recent innovations available in EDA tools as they have developed in time. Based on these approaches, we propose an integrated and additive design methodology spanning the backend design space. We show that over 30% power savings in dynamic power can be achieved through this methodology subject to application scenarios of the design.